

INS B1

~~SHIFT REGISTER USING M.I.S. TRANSISTORS
HAVING THE SAME POLARITY~~

INS B3

The subject of the present invention is a shift register which can contain just three M.I.S. transistors and enhancements to this circuit, and in particular allowing the selection of lines of pixels from a flat screen.

INS B4

A flat liquid crystal screen is made up of a number of electro-optical cells arranged in rows and columns, each controlled by a switching device and containing two electrodes bordering a liquid crystal whose optical properties are modified as a function of the value of the field traversing it. The switching device/electrode/liquid crystal/counter-electrode assembly constitutes a "pixel" (standing for "picture element"). The addressing of these pixels by the peripheral control electronics is performed by way of rows (selection lines) which control the on and off state of the switching devices, and of columns (data lines) which transmit, when the switching device is on, a voltage to be applied to the terminals of the electrodes corresponding to the data signal to be displayed (gray scale).

The electrodes, the switching devices, the rows and columns are deposited and etched on the same substrate board, and they constitute the active matrix of the screen. Advantageously, the peripheral control circuits, that is to say the selection lines scanner which selects the horizontal lines to be displayed, and the circuits which control the data lines, are integrated onto the same substrate board containing the active matrix and are manufactured at the same time as the latter.

In a flat television or computer screen, the fact that the number of pixels is very large, that the spacing of the grid of these pixels is very small, thus limiting the space available in which to place the control circuit, and that a large number of selection lines and data lines are [sic] required, compels the

DP
B5

use of the smallest and simplest possible control circuits so as to achieve a high degree of manufacturing efficiency. It may moreover be advantageous to use semiconductor devices as pixel switching devices, with the same conductivity type throughout the display.

DPS

Control of these semiconductor devices can be undertaken by lines addressed by one or more shift registers. A register structure such as that represented in Figure 1 provides a partial response to the requirements stated in the previous paragraph. A stage 11 of a register contains six transistors Tp, Td, Ts, Tr, Tl and Tz, and is fed with two clock signals Φ_1 and Φ_3 at 14 and 15, as well as with two positive sources Vdd and one (relatively) negative source Vss. The operation of a shift register made up of such stages is described in detail in International Patent Application WO 92/15992 filed by Thomson LCD. This operation relies on the fact that the gate of the transistor Tl which controls the output 13 of the stage of the register is left floating, and that its potential therefore follows those of the clock and of the output through a capacitive effect. This is the "Bootstrap [sic]" effect. This allows, at the desired moment, complete charging of the output 13 to the highest potential of the clock Φ_1 . The transistor Tp allows the gate of the transistor Tl to be precharged and allows the transistor Td to discharge this gate.

When the stage in question is not selected, its output 13 should remain at the potential Vss. However, the drain of the transistor Tl is permanently excited by the clock Φ_1 , and a consequence of the bootstrap effect described above is that, with each clock beat Φ_1 , the gate of the transistor Tl recovers around half the amplitude of the signals of Φ_1 (typically about ten volts), and the transistor then becomes slightly passing. It is therefore necessary to switch on the transistor Tz in order to evacuate the charge from the node of the output 13 and force this node to the

potential V_{SS} . Likewise, the transistor T_d must be kept on over the same period in order to keep the gate voltage of the transistor T_l permanently at the value V_{SS} . The transistors T_d and T_z must therefore have a control voltage which is always positive except when the stage is selected. This control voltage at the node P_2 is controlled by a R/S (standing for "Reset/Set") toggle made up of two transistors T_r (Reset) and T_s (Set), the dimensions of the transistor T_r being greater than those of the transistor T_s , reset has priority. The clock Φ_2 regularly turns on at 15 the set-transistor T_s , taking the node P_2 to V_{DD} , until the input operates the priority reset-transistor T_r at 12 in order to switch off the transistor T_z and allow the transistor T_l , which is on, to bias the output node 13.

In short, although the bootstrap effect allows proper charging of the outputs, it is accompanied by stray effects which make it necessary to use three supplementary transistors T_z , T_r and T_s . Another drawback of the solution described in Figure 1 is that the transistors T_d and T_s undergo permanent gate stress (that is to say a positive voltage on the gate), a consequence of which may be the drifting of their threshold voltage and in due course a malfunction of the entire device.

TM 807
The present invention enables these drawbacks to be avoided and proposes simple circuits with three, four or seven transistors, having prolonged lifetimes.

Thus, a first embodiment of the invention relates to a shift register containing a plurality of cascaded three-transistor stages, each one of them being connected up to two clock signals, to the outputs of the preceding stage and the next stage, and characterized in that it includes a first semiconductor output device switching the associated output between high and low values of a first clock signal, this first semiconductor device being controlled by the potential of a first node connected:

- to the output of the preceding stage across a second

- semiconductor device controlled by this same preceding output,
- to a negative potential across a third semiconductor device controlled by the output of the next stage,
 - 5 • to a second clock signal across a first capacitance,
 - and to the output associated with the stage across a second capacitance.

A second embodiment of the invention relates to a shift register of the same type as the one above, but 10 the stages of which contain seven transistors as well as a first node connected:

- to the output of the preceding stage across a second semiconductor device controlled by this same preceding output,
- 15 • to a second clock signal across a first capacitance,
- ~~to the output associated with the stage across a second capacitance, the said output being connected to earth across a third semiconductor device controlled by a second node,~~
- DMS B9* ~~and to earth across a fourth semiconductor device controlled by the second node.~~

this second node being connected moreover:

- to the output of the preceding stage across a fourth capacitance,
- 25 ~~20~~ ~~to earth across a fifth semiconductor device controlled by the output of the preceding stage,~~
- to the output of the next stage across sixth and seventh clamping transistors mounted in parallel and controlled, one by the second node and the other by the output of the next stage,
- 30 ~~25~~ ~~and to that terminal of the third semiconductor device connected to earth, by a capacitance.~~

- DMS B11*
- A third embodiment of the invention relates to a shift register of the same type as those above, but 35 the stages of which contain four transistors as well as a first node connected:
- to the output of the preceding stage across a second semiconductor device controlled by this same preceding output,

- 5 -

- D S B12
B12
- to a second clock signal across a first capacitance,
 - ~~to the output associated with the stage across a second capacitance, the said output being connected to earth across a fourth semiconductor device controlled by a second node,~~
 - to a negative potential across a third semiconductor device controlled by the second node which is moreover connected to the output of the next stage or of the next but one stage.

10 A fourth embodiment of the invention relates to a shift register of the same type as the previous register, but in which the third and fourth semiconductor devices of the stages are controlled respectively by the output of the next stage and by a zero-reset signal.

15 Finally, a fifth embodiment of the invention relates to a register of the same type as the two previous registers but in which the third and fourth semiconductor devices of the stages are controlled respectively by a clock signal chosen from three and a zero-reset signal.

D S B3
B3

20 According to important characteristics of the invention, the first and second clock signals are complementary, the first capacitance has a value equivalent to the value of the stray capacitance of the semiconductor output device, and the second capacitance a value substantially greater than that of the stray capacitance of the semiconductor output device.

D S B4
B4 30

The present invention also extends to all types of flat active-matrix screen which use peripheral or integrated control circuits.

35 Moreover, the invention also extends to screens furnished with an enhancement consisting in adding a supplementary conductive column which crosses over the selection lines and is coupled capacitively to each of them in such a way that the corresponding coupling capacitances each have a value close to the sum of the coupling capacitances between a line and the columns which it crosses. This supplementary column can also be

associated with a supplementary conductive line capacitively coupled with it and associated with it across a comparator circuit, this supplementary line being capacitively coupled to each of the columns.

5 The bootstrap effect described above is obtained without any counter-effect. When the stage is idle, there is no longer any positive gate stress and three transistors, one clock and one supply can be discarded as compared with the prior art and, moreover,
10 two embodiments of the invention with seven and four transistors make it possible to work with control signals having an amplitude of 5 to 10 volts below that of the output signals.

INS B16
15 The present invention will be better understood and further advantages will emerge on reading the description which follows, illustrated with the following figures:

- Figure 1 already described represents a stage 11 of a shift register according to the prior art,
- 20 • Figure 2 represents a first embodiment of a shift register stage according to the invention using three transistors,
- Figures 3a to 3f represent the timing diagram of the elements of the device of Figure 2,
- 25 • Figure 4 represents a second embodiment of the invention using seven transistors,
- Figures 5a to 5g represent an example of a timing diagram for the elements of the device of Figure 4,
- Figure 6 represents a third embodiment of the invention using four transistors,
- 30 • Figure 7 represents a fourth embodiment of the invention also using four transistors,
- Figure 8 represents the timing diagram for the device of Figure 7,
- 35 • Figure 9 represents a fifth embodiment of the invention using four transistors,
- Figure 10 represents the timing diagram for the device of Figure 9,
- and Figure 11 represents an enhancement to the

DNS/BW present invention.

In the various figures, the elements having a function which is identical or equivalent from one figure to the other have retained the same references.

5 The various embodiments of the invention which are represented in these figures are shift register stages of integrated drivers controlling liquid crystal screens made with thin-film transistors, but it is obvious that the invention applies to any type of large

10 area electronic circuit made with any semiconductor devices.

According to the present invention, in Figure 2, there is represented a stage 21 with three transistors T₁, T_p and T_d, of a shift register controlling a selection line J, and connected at 22 to the preceding line J-1 as well as to the next line J+1 at 30. This circuit is moreover fed with a (relatively) negative source V- and two clocks Φ₁ and Φ₂. The structure of this circuit is described below.

20 This stage is connected at 22 to the preceding line J-1 by the drain of the transistor T_p, a transistor for precharging the gate of the transistor T₁ which controls the node D of the output in line J. The gate of the transistor T_p being connected to its drain, this transistor T₁ is turned on by the potential of the output line J-1 from the preceding stage at 22. The transistor T_p controls the node G connected to the negative source V- by the transistor T_d, itself controlled by the potential of the output line J+1 from 30 the next stage at 30.

DNS/BW The node D is connected to the source of the transistor T₁, to the node G via a capacitance C_b, and to the line J to be selected, whose load which is symbolized electrically by a capacitance C_l.

35 A clock signal Φ₁ is supplied to the drain of the output transistor T₁. Between the drain and the gate (node G) of this transistor there is a stray capacitance C_p responsible for the bootstrap effect described above with reference to Figure 1 of the prior

art. According to an important characteristic of the invention, a clock Φ_2 which is exactly complementary to the clock Φ_1 is connected to the node G via a capacitance C_2 , with a value equivalent to that of the 5 stray capacitance C_p .

Thus, these stray effects - consequences of the bootstrap effect - are counterbalanced by virtue of the linking of the clock Φ_2 , the complement of the clock Φ_1 , with the gate of the transistor T_1 via the 10 capacitance C_2 , with value C_t equivalent to that of C_p . Since the two clocks are exactly complementary they do not give rise to any stray voltage at the node G and hence at the gate of the transistor T_1 . An equivalent circuit contains a capacitance $C_1=2\times C_t$ between the node 15 G and earth 32.

Since such a structure diminishes the bootstrap effect, it is necessary to add a bootstrap capacitance C_b between the source node D and the gate node G so that the voltage of the gate follows a fraction 20 $C_b/(C_b+2\times C_p)$ of the variations of the source voltage. Thus, in order to attain a bootstrap ratio of 60%, it suffices for C_b to be three times the value of C_t .

Thus, such a circuit preserves the bootstrap effect without its secondary effects described above. 25 The lifetime of the circuit, and hence of the entire device, is prolonged, and the number of transistors required is halved as compared with the prior art. A further advantage of this embodiment of the present invention is that the positive supplies V_{dd} of the prior art have been discarded. In fact, since the gate 30 and the drain of the precharge transistor T_d are connected, when the stage 21 is not selected, the two series transistors T_p and T_d carry out the function of the transistor T_z of Figure 1, drawing current from the line $J-1$ towards the negative voltage V_- . The two transistors then have gate-source voltages which are below their threshold voltage, and their channel current is an exponential function of these voltages. 35 This layout results in the gate voltage of the

transistor T₁ being around 1 volt below its source voltage, and this transistor will therefore be blocked better than in the prior art where the two voltages are equal. Thus, when a stage of the register according to 5 the invention is not selected, all its transistors have a gate voltage below their threshold voltages, leading to minimized fatigue.

The operation of this circuit will be better understood in the light of the timing diagrams 3a to 10 3f, each of them showing a time scale as abscissa and a potential as ordinate. When the preceding stage J-1 sends a pulse (Figure 3c) at 22, the precharge transistor T_p is on and charges the bootstrap capacitance C_b. The potential of the gate node G 15 (Figure 3d) rises to that of the line J-1 corresponding to the preceding stage, from which must be deducted substantially the value of the threshold voltage of the transistor T_p. The transistor T₁ is then on. When the clock Φ₁ rises in turn (Figure 3a), as in the prior art 20 of Figure 1, the output J follows, carrying with it the gate of the transistor T₁ by virtue of the bootstrap capacitance C_b (Figure 3d). The transistor T₁ is then fully on and the node D and the line J follow the potential of the clock Φ₁ perfectly (Figure 3e) until 25 it falls. At this moment the next line J+1 rises (Figure 3f) and turns on the transistor T_d which discharges the bootstrap capacitance C_b so that the transistor T₁ is no longer on for the succeeding clock beats (Figure 3d).

~~30
The transistor T_d should not be overdimensioned, so that the transistor T₁ remains on for long enough for the output J to return completely to zero. As the source of the transistor T₁ is slightly negatively biased, the node G attains a negative 35 voltage when idle, so that the transistor T₁ is more definitely blocked than in the prior art of Figure 1.~~

Represented in Figure 4 is a second embodiment of a stage 45 of a shift register according to the invention. In this figure are again found the three

- 10 -

transistors Tl, Tp and Td, the two inputs J-1 at 22 and J+1 at 30 corresponding respectively to the preceding and next stages, the two opposed clock inputs Φ_1 and Φ_2 , the output J of stage 45 on the associated selection line J, as well as the capacitances Cp, C2, Cb and Cl of the embodiment of the invention as described with reference to Figures 2 and 3a to 3g.

DTS B2
10 According to an important characteristic of the invention, a transistor Tz for resetting the source of the output transistor Tl to zero connects the bootstrap capacitance Cb to earth at 33. The gate of this transistor 47 is controlled by the node Z, connected on one side to the gate of the discharge transistor Td and on the other hand to the next line J+1 via two clamping transistors (gate connected to the source) Th and Tg mounted in parallel head-to-tail, the drains of the two transistors being connected to the sources and the gates being controlled by the sources. That is to say that one, the transistor Tg, is controlled by the node Z and the other, the transistor Th by the line of the next stage J+1. A capacitance Cg is connected on one side to the node Z and on the other to earth at 33.

DTS B2
25 Moreover, the transistor Td connects the node G to earth, and its gate is controlled by the node Z. The latter is connected to earth across a transistor Tr whose gate is controlled by the node H, that is to say by the output J-1 of the preceding stage. The node Z is furthermore connected to the node H by a capacitance Cc.

DTS B23
30 The operation of this circuit is essentially the same, in respect of the common parts, as that of the circuit of Figures 2 and 3a to 3f of the previous embodiment of the invention. The enhancement as compared with the latter embodiment is that, when idle, 35 the gates of the transistors Tz and Td, that is to say the node Z, are maintained at the level of their threshold voltage. These transistors are then sufficiently passing to maintain the nodes G and D at the low potential. In this case, the transistor Tp no

longer serves under these conditions to bring the potential of the outputs to the low point. By virtue of the two transistors Th and Tg by which it is connected to the line 30 (the line of the following stage), the
5 potential of the node Z is maintained at the threshold voltage of the transistors Td and Tz. The node Z will therefore follow the voltage variations of J+1 with a voltage lag equivalent to the threshold voltage of the transistors. Thus, when J+1 rises, the node Z reaches
10 the positive voltage minus the threshold voltage, and the potentials of the nodes G and D are brought to zero. The transistors Td and Tz then being fully on.

When the potential of line J+1 returns to zero, the potential of node Z retains the value of the
15 threshold voltage of the transistors Tp and Tz which retain some conductivity.

The role of the capacitance Cc is to weaken the effect of the capacitive couplings across the transistors Th and Tg to the line J-1, as well as to
20 the source and gate of the transistor Tl.

When idle, the latter has a zero rather than a negative gate voltage. Its passing state is therefore better than in the previous solution with three transistors. The transistor Tz will however override
25 the transistor Tl since it is biased to its conduction threshold. Hence, the return of the idle outputs to zero is guaranteed. Another advantage of this solution with seven transistors is that the output impedance of the stage 45 is lower than that of the solution with
30 three transistors.

Since the node Z is at relatively high impedance, the transistor Tr enables the gate voltage of the transistors Td and Tz to be brought to zero at the time of precharging, that is to say when the stage
35 is preselected. The blocked transistor Td will enable the charging of the capacitance Cb to be more complete, and the blocked transistor Tr will allow the output to rise to its maximum level. Finally, in order to prevent the voltage of the node Z from rising when the level of

the output rises, the capacitance C_c should have a value equivalent to that of the gate-drain capacitance of the transistor T_z .

The operation of this circuit will be better understood in the light of the timing diagrams 5a to 5g, each of them showing a time scale as abscissa and a potential as ordinate when the clocks have a smaller swing than that of the outputs. As in the previous embodiment, the clocks Φ_1 and Φ_2 are opposed (Figures 5a and 5b). The outputs $J-1$ (Figure 5c), J (Figure 5e) and $J+1$ (Figure 5f) include three plateaux: the low voltage level of the device when idle, the low level of the clocks when $J-1$ is active, and the high level of the clocks at selection.

*DJS
B24*
When the stage 45 is selected, that is to say in order that the line J , the output of stage 45, be suitably charged (Figure 5e), the node Z must remain at the level of the threshold voltage of the transistors T_d and T_z . But, at this instant, $J+1$ is at the low level of the clocks (Figure 5f). Bearing in mind the existence of the transistors T_h and T_g , the low level of the clocks must therefore not exceed twice the threshold voltage of the transistors.

Thus, this device enhances the present invention insofar as it enables the amplitude of the clocks Φ_1 and Φ_2 to be reduced by twice the threshold voltage of the transistors, namely, in the example of the amorphous silicon (a-Si) transistors, a value of between 5 and 7 volts.

A third embodiment of the present invention is represented in Figure 6 and, like the previous embodiment, allows the use of input signals of low amplitude. This solution requires just four transistors.

In this Figure 6 are again found the three transistors T_1 , T_p and T_d , the two inputs $J-1$ at 22 and $J+1$ at 30 corresponding to the preceding and next stages respectively, the two opposed clock inputs Φ_1 and Φ_2 , the output J of stage 55 on the associated

selection line J, as well as the capacitances C_p , C_2 , C_b and C_1 of the embodiment of the invention and its first enhancement which were described in the previous figures. The operation of this common part is identical
5 to that described earlier.

This time the enhancement originates from the fact that the gates of the zero-reset transistors T_z and T_p can be connected via the node Z directly to the line $J+1$ or to the line $J+2$, that is to say to the
10 output line of the next but one stage. Such a structure makes it possible to dispense with the transistors T_r and T_h , as well as with the capacitances C_c and C_g of the previous device. In this case it is necessary for the low clock level which $J+2$ reaches when J has to
15 return to zero to be sufficient to make the transistors T_d and T_z correctly passing (for example 10 volts for amorphous silicon).

This circuit therefore allies simplicity, since it requires just four transistors, and performance
20 since it allows a saving of the order of 10 volts in the control voltages.

A fourth embodiment of the invention is represented by Figure 7. This differs from the previous embodiment of Figure 6 through the fact that the gates
25 of the transistors T_d and T_z are no longer common-connected to the succeeding lines. The gate of the transistor T_z is controlled by a reset (re-initializing) signal, the transistor T_d is controlled by the next line $J+1$ and connects the node G to a
30 signal V.

THIS BOX
~~The reset signal controlling the gate of the transistor T_z is a signal consisting of a short pulse of width T_1 lagging in phase with respect to the clock signals Φ_1 and Φ_2 , and which has a period equal to half that of Φ_1 and Φ_2 , as is illustrated by Figure 8. Moreover, the transistor T_d whose gate is controlled by the next line $J+1$ is activated at its source by a signal V with the same frequency as the reset signal controlling the transistor T_z , and with width T_2 at the~~

start of each half-period. This is so as to prevent the transistor T_d from discharging the node G too quickly, before the node D , that is to say the line J_+ has fallen back to the earth level. In fact, when V is positive for the duration T_2 , the transistor T_d cannot discharge the point G , so that T_1 can bring the potential of line J (node D) to earth. Thus, each output is earthed at each line addressing time for the short duration T_1 . This embodiment of the invention may be termed "medium impedance" (low impedance only during the time for which the reset lasts and high impedance for the remainder of the time).

DKS Bdg
15 A fifth embodiment of the invention represented in Figure 9 consists in controlling the gate of the transistor T_z with a reset signal and controlling the gate of the transistor T_d with a clock signal Φ_a chosen from three clock signals Φ_a , Φ_b and Φ_c . The source of the transistor T_d is maintained at a constant negative potential V_- . As Figure 10 shows, each of these clocks 20 consists of a short pulse of duration T_3 lagging behind the alternating transitions of Φ_1 and Φ_2 , and has a repeat period which is three times that of the reset signal. The three clocks Φ_a , Φ_b and Φ_c are derived from one another through a lag equal to the reset 25 period which corresponds to the line addressing period. This embodiment may be termed "low impedance".

Moreover, the present invention also relates to an enhancement to the present invention with high or medium impedance, making it possible to compensate for 30 the capacitive couplings which exist between the rows and columns of a screen using this type of line driver.

In fact, as shown by Figure 11, which represents a diagrammatic part of a screen containing columns i and rows j controlled by line drivers D_j , 35 when the outputs of a driver D_j of a selection line j are not at low impedance, there are non-negligible capacitive couplings C_{ij} between lines $i-1$, i and $i+1$ and columns $j-1$, j and $j+1$, which, when these latter are idle, may give rise to unacceptable voltages

possibly going as far as a change of state of the transistors situated approximately at the intersections of the rows and columns of the active matrix, but not represented in Figure 11.

5 The enhancement to the present invention consists in compensating for these couplings by a column or a bus f capacitively coupled (C_{fj}) to each of the lines $j-1$, j and $j+1$ of the screen. This capacitance should have a value close to the sum of the
10 coupling capacitances C_{ij} between a line and the columns which it crosses. The column f can be activated with each change of polarity on the columns as upon frame reversals or line reversals. Another means of controlling this column f may be to associate
15 therewith, across a comparator 40, a line g itself also coupled capacitively (C_{gi}) to the columns $i-1$, i and $i+1$ which it crosses. This line g thus makes it possible to detect the couplings with the columns of the screen and to correct the potential of the column f
20 by virtue of the capacitive coupling C_{fg} between column f and line g. This enhancement applies by preference to the present invention but may be readily extended to all types of flat active-matrix screen controlled via rows and columns by peripheral circuits, either
25 external to or integrated with the screen.

The present invention and its enhancements apply to all shift registers with capacitive output loads, and in particular to control circuit integrated shift registers addressing the lines of a viewing
30 screen. This invention and its enhancements may also be applied in a general way to all large area electronic circuits made with thin-film transistors, as for example fax machine contact scanners or digitizing tablets.